I. INTRODUCTION
T HE mission of the Compressed Baryonic Matter (CBM) [1] experiment at the Facility for Antiproton and Ion Research (FAIR) now under construction in Darmstadt, Germany, is to explore the QCD phase diagram in the region of high baryon densities. The layout of CBM detectors is driven by the corresponding experimental requirements concerning material budget, reaction rates, radiation tolerance, particle densities and selectivity. The detector will face the problem of measuring Au Au interactions at 25 GeV/nucleon and up to 10 MHz rate producing up to 1000 charged particle tracks per event. The core of the CBM detector is Silicon Tracking Station (STS) located in a large-aperture dipole magnet. A detailed view of the STS stations, Micro Vertex Detectors (MVD), Electronics and beam pipe is shown in Fig. 1 . One can notice three stations of MVD followed by eight stations of STS within the STS box placed in a dipole magnet with internal field of 1 Tm. The STS of the CBM will consist of eight planar tracking stations placed at a distance between 30-100 cm downstream of the target covering the aperture between the polar angles . Each station is a modular structure of DSSDs [2] - [6] of different sizes to match the non-uniform channel occupancy distribution from the beam pipe to the periphery. The sensors will be held by low-mass carbon fibre support structures with read-out electronics outside of the detector aperture, thus minimizing the Coulomb scattering of particles.
We aim to develop low-noise radiation hard DSSDs for the CBM STS. This is a challenging task keeping in mind that CBM uses fast self-triggering electronics; the shaping time of the front end chip used for early prototyping [7] is 19 ns (fast shaper) and 140 ns (slow shaper) respectively. The dominant contribution to the total Equivalent Noise Charge (ENC) is given by the series capacitive and the resistive components [8] - [10] . These noise sources have dominant noise contribution because of the short shaping times. The other less significant contributions to the total ENC like shot noise have also been taken into account in this study. Parameters relevant for the extraction of these two dominant components of ENC like interstrip capacitance and 0018-9499/$31.00 © 2013 IEEE 
where and are electrical parameters dependent on the front end electronics, is the total capacitance, is the series resistance, is the shaping time of the preamplifier, is the leakage current and corresponds to the bias resistor value. For the current prototype readout chip, values of and are 200 and 27 /pF for the fast shaper and 233 and 13 /pF for the slow shaper respectively. Table I shows the expected neutron fluence for five years of expected CBM runtime. In this table, the initial resistivity of silicon has been taken to be 5.33 k cm.
is the effective doping concentration which changes with neutron fluence and is the full depletion voltage. The effective carrier lifetime of electrons and holes have been calculated using Kramberger's model [11] - [13] assuming an operating temperature of -. The operating voltage has been defined as the bias voltage for which the charge collection efficiency reaches 85%. The maximum fluence is expected to be cm which is similar to the Large Hadron Collider (LHC) radiation environment. One can observe a deterioration of effective carrier life time with fluence which will have an impact on the leakage current and noise. In case, the detector has to be operated undepleted, for example at high fluence, this deterioration of effective carrier life time may have an impact on the Charge Collection Efficiency (CCE), especially on the p-side since this side collects less mobile holes.
Irradiations have been performed in order to understand radiation damage. Some of the DSSDs have also been annealed. The variation of leakage current and interstrip resistance with neutron fluence has been measured. The radiation damage model implemented in TCAD simulations is able to reproduce the measured observations.
In order to investigate the life time of DSSDs, it is imperative to extract CCE as a function of fluence for which one has to understand strip isolation in particular on the ohmic side. Hence we are exploring various isolation techniques, for example P-stop, P-Spray, Modulated P-spray (conventional isolation techniques) and also a new isolation technique namely, Schottky barrier. TCAD simulations have been performed to optimize the total ENC, strip isolation and to maximize the breakdown voltage and CCE. Transient simulations can be used to extract the operating voltage of DSSDs which in turn depends on the isolation technique.
II. STRUCTURE OF SIMULATED DEVICES

A. Simulated Structure of DSSD
The AC-coupled DSSDs with n-type silicon substrate of 300 m thickness have a strip width of 20 m, a pitch of 50 m with orthogonal strips on either sides, as shown in Fig. 2 . We are using moderate resistivity n-type silicon of around 5-6 k cm corresponding to effective doping concentration of cm and cm , respectively. All and implants were approximated by assuming a Gaussian profile with a peak concentration of cm at the surface. It is assumed that the lateral diffusion depth at the junction curvature of the implants is equal to 0.8 times the vertical junction depth . Depletion is attained by applying a positive voltage to the ohmic side and grounding the junction side. The thickness of the coupling oxide taken is around 200 nm while the interstrip gap is filled with a thicker oxide of around 800 nm. The surface oxide charge has been taken to be cm before irradiation for a good quality oxide. For the silicon orientation used in detector fabrication, the amount of charge is expected to increase and saturate at cm , under heavy irradiation of the order of a few hundred krad [14] , [15] . The conventional isolation techniques namely P-stop, P-spray and Modulated P-spray have been compared with a new isolation technique called Schottky barrier. The TCAD simulation domain having these isolation techniques can be seen in Fig. 3(a)-(d) . The conventional isolation techniques have been defined by assuming a Gaussian profile with a peak concentration of cm at the surface for P-stop and cm (low concentration) for P-spray. For modulated P-spray, an optimization study has been done for various combinations of P-stop width and P-spray concentration which will be discussed later in this paper.
Besides the conventional isolation techniques, a new isolation technique has been explored namely, Schottky barrier. Schottky barrier can be defined either through metal work function value or through barrier height which in turn depends on the substrate type and the metal used for Schottky contact. For Aluminium, the barrier height is 0.72 eV for n-type silicon while for p-type silicon, the barrier height is 0.58 eV [16] , [17] .
For accurate simulations, it is imperative to use correct boundary conditions. The reason being that we are simulating only a part of a full device, hence we need to be sure that this does not affect the accuracy of the simulation. One possible way to do this is to simulate larger area of the device and then to look at the results only in the central region, away from the boundaries. The other approach is to simulate some repeating unit of device and then to make sure that the boundary conditions are appropriate. The default is to use reflecting (Neumann) boundary conditions for a device with translational symmetry and mirror symmetry. We have observed several bugs in Sentaurus Device. The two-dimensional grid as shown in Fig. 3 can be used to estimate leakage current and breakdown voltage, however for interstrip parameters like interstrip capacitance and interstrip resistance, the two-dimensional grid gives inaccurate results. Hence, for interstrip parameters, we have used a three-dimensional grid as shown in Fig. 2 . For three-dimensional grid, there is translational symmetry in x and y direction but no mirror symmetry. Hence we have applied neumann boundary conditions for two-dimensional grid and periodic boundary conditions (PBC) in x and y direction for three-dimensional grid.
B. Models Implemented in TCAD Simulation
Synopsys [18] , a finite element semiconductor simulation package was used to determine the electrical behaviour of these devices. The effective doping concentration is parameterized using Hamburg model [19] , [20] which consists of three components, a short term beneficial annealing component, a stable damage part and a reverse annealing component.
To incorporate the effect of increase in leakage current with fluence, the minority carrier lifetime has been changed in our simulation package using the definition of Kraner [21] as follows: (5) where is the minority carrier lifetime of the initial wafer, is the integrated fluence, and the parameter is a measure of damage caused by irradiation and is dependent on annealing time t and temperature T. The default value of for the electrons and holes is 10 and 3 in Sentaurus Device. These values have been modified in Scharfetter relation [22] to a value of 1 ms for electrons and 0.3 ms for holes as is expected for detector grade silicon.
When high-energy particles such as hadrons pass through a detector, they collide with silicon atoms and displace them from their lattice sites, resulting in pairs of interstitial atoms and vacancies. These defects may recombine, or they may form complexes with each other or with existing impurities in the silicon [23] - [25] . These defects introduce extra energy levels within the bandgap of the silicon. SYNOPSYS simulates this bulk radiation damage by directly modelling the dynamics of these traps [26] . So, the user has to provide SYNOPSYS with the concentrations and parameters of the traps. The trap model used here is based on the work done at the University of Perugia [27] .
The radiation damage can be modelled either by modifying the and effective lifetime of carriers or by including the trap model. In our simulations, we have modified and effective carrier lifetime to estimate interstrip capacitance while for leakage current estimation, we have just used the trap model.
III. RESULTS AND DISCUSSION
A. Leakage Current and Depletion Behaviour of Sensors
Current-Voltage (I-V) characteristics were simulated for DSSDs and compared with measurements. In DSSDs, most of the bulk leakage current is due to electron-hole pairs being produced by Shockley-Read-Hall (SRH) generation [26] in the depletion region, which are then swept to the electrodes by the electric field. In order to understand radiation damage, some of the CBM prototype DSSDs having p-stop isolation with dimension 1.6 cm 1.6 cm and resistivity 6 k cm were irradiated at the KRI cyclotron facility in St. Petersburg, Russia. These detectors were measured just after irradiation without any periods of annealing. Data relevant to the irradiated sensors are shown in Fig. 4(a) . The full depletion voltage indicates that the type inversion occurs at around cm . The has been estimated from the I-V curve as the bias voltage where the leakage current starts to saturate. The full depletion voltage decreases with increasing fluence until the point of Space-Charge Sign Inversion (SCSI) [28] , [29] and after SCSI, it starts increasing with fluence. The simulated I-V curve shown in Fig. 4(b) matches qualitatively with the measured curves for the irradiated sensors. A comparison of measured parameters with the simulated values is shown in Table II . The leakage current increases with fluence, thus increasing the shot noise component in the ENC calculations. However this can be controlled by operating the sensors at cryogenic temperatures. The extracted damage constant from simulation is about while from measurement is about . The damage constant has been estimated from the slope of leakage current density (leakage current per unit area of DSSD) versus neutron fluence curve. A similar agreement has also been found for DSSDs having Schottky barrier both for unirradiated and for the irradiated ones including the effect of annealing as can be seen in the Fig. 5(a) and 5(b) .
B. Series Capacitance and Resistance of Sensors
Series capacitance and series resistance (trace resistance) are the dominant factors contributing to the total ENC. The strip capacitance is the sum of the capacitance to the backplane and direct capacitance to the adjacent strips (interstrip capacitance). For small pitch microstrip detectors having 300 m thickness, the interstrip capacitance is expected to dominate over the backplane capacitance. We have used TCAD simulations to extract the both before and after irradiation. Fig. 6 shows the measured variation of ohmic side versus bias voltage for non-irradiated DSSDs having P-spray isolation. Fig. 7 shows the simulated variation of ohmic side versus for both P-stop and P-spray isolation. For both the cases, it has been found that initially increases till the point of full depletion. After full depletion, there is a steep fall in and then it saturates. One can notice that there is a nice match between simulated and measured especially after full depletion. The capacitance measurement is not reliable before full depletion since the strips are not isolated on the ohmic side. Also it becomes clear that P-stop isolation gives lower capacitance as compared with P-spray isolation. We wanted to study if there is an impact of irradiation on the interstrip capacitance. For this purpose, we have used our radiation damage model which has already been validated with measurements both in terms of leakage current and interstrip resistance as discussed in Sections III-A and III-D. Fig. 8 shows the simulated variation of ohmic side versus after irradiation for DSSDs equipped with P-stop. The shape of the remains the same as for non-irradiated case. We do not observe a drastic change in the value of with irradiation. It can be noted that the value of before full depletion initially decreases with fluence till the point of SCSI and increase thereafter. Fig. 9 shows the variation of metal trace resistance as a function of frequency. The measured resistance has been found to be around 21 cm . The contribution from the parallel resistance to the ENC is negligible since it is inversely proportional to the bias resistor value which is of order of few M 's. 
C. Schottky Barrier as an Alternative Isolation Technique
It is known that surface oxide charge increases with irradiation [14] , [15] . A simulation study has been done to understand the impact of increase in with irradiation on interstrip capacitance for DSSDs equipped with P-spray and Schottky barrier. For conventional isolation techniques like P-stop and P-spray, the impurity dose is related to the peak doping concentration by the following relation. (6) Here N.Peak is the peak doping concentration of implanted P-stop or P-spray in cm , Dose is the implanted dose in and Y.char is the vertical characteristic length. For conventional isolation techniques, can affect the only if the dose of the implanted P-stop/P-spray is comparable with . Hence for this study, very low P-spray concentration of cm has been compared with Schottky barrier as going to higher P-spray or P-stop concentration will make insensitive to change in . Table III shows the comparison of change in when is increased from cm to cm for DSSDs equipped with P-spray and Schottky barrier on the n-side. It becomes clear from this table that Schottky barrier is insensitive to change in with while the of DSSD equipped with P-spray increases considerably. To understand this effect, 1-dimensional cutline of electron density in the z-direction between two n-strips has been shown in the Fig. 10 (a) and 10(b) for DSSDs equipped with P-spray and Schottky barrier. It is clear from Fig. 10(a) and 10(b) that in the case of Schottky barrier, there is negligible increase in electron density when is increased from cm to cm whereas in the case of P-spray, the electron density increases by orders of magnitude when is increased from cm to cm . Indeed if P-stop or P-spray having higher concentration is used, the sensor will still be insensitive to change in . However it is known that the deteriorates as the P-stop/P-spray concentration is increased [30] , [31] . Here Schottky barrier can provide a decisive advantage over the conventional isolation techniques since the of sensors equipped with Schottky barrier has been found to be much higher than the conventional isolation techniques. This has been discussed in detail in Section III-E.
We have simulated the expected variation of versus for Schottky barrier isolation in order to compare it with the conventional isolation techniques. It is clear from Fig. 11 that on the n-side for Schottky barrier isolation is slightly lower as compared with P-stop isolation technique after full depletion. The first batch of DSSDs having Schottky barrier isolation have very high capacitance. Hence the measured of DSSDs having Schottky barrier isolation has not been discussed in this study.
D. Strip Isolation and the Charge Collection Efficiency
In order to investigate the life time of DSSDs, it is imperative to extract CCE as a function of fluence. One can understand strip isolation by studying interstrip resistance in particular on the ohmic side. In Fig. 12(a) , the measured variation of ohmic side with can be seen for different fluences. The point of SCSI has been found to be around cm as reported in Section III-A. Hence, in Fig. 12(a) , data corresponding to a fluence of cm is after SCSI. The ohmic side is n-side before SCSI and p-side after SCSI. For the fluences up to SCSI, interstrip resistance is very low before full depletion and it increases steeply at full depletion and continues to increase slightly thereafter. However for DSSDs irradiated beyond SCSI, interstrip resistance is of the order of tens of M 's even before full depletion and saturates at around 100 M after the operating voltage is reached. After SCSI, this effect can be attributed to electron accumulation layer [32] due to which the type of silicon between the p-strips remains n-type. To confirm this effect, 1-dimensional cutline of density between the p-strips has been extracted as shown in Fig. 13 . The high density between the p-strips confirm the presence of n-type substrate between the p-strips even after SCSI. Thus, isolation on the p side is realized even at low biases after SCSI. Also, it has been observed that is higher on the junction side as compared to ohmic side as can be seen in Table IV . Fig. 12(b) shows the simulated values of ohmic side interstrip resistance for the irradiated sensors for the same fluences as in measurements. A good match has been found for the fluences up to SCSI. However there is some discrepancy after SCSI for biases below full depletion. The simulated trap model is not able to reproduce the effect of electron accumulation layer in simulation. Though this effect is reflected accurately in the transient simulations as discussed below. Also it should be noted from Fig. 12(b) that the operating voltage is around 1.5-2.0 times the depending on the fluence. It is advisable to reduce the operating voltage since it directly increases the power consumption. Table V shows the expected power consumption of DSSDs irradiated up to cm . One can observe that the power consumption increases steeply after SCSI.
We have studied the charge collection through transient simulations by shooting a Minimum Ionizing particle (MIP) orthogonally on one of the junction side strips and observing the charge collection on the corresponding ohmic side strip. The MIP pass exactly at the centre of a p-strip and of a n-strip. Fig. 14(a)  and 14(b) show the simulated transient signals observed on the p-side of DSSD exposed to a fluence of cm (before SCSI) and cm (after SCSI) respectively. One can infer from these plots that the charge collection time in either case can be improved by operating the sensors at high bias voltage since in either case less mobile holes are being collected which can be confirmed from the polarity of the signal. Fig. 15 show the simulated transient signals observed on the n-side of DSSD exposed to a fluence of cm and cm respectively. It can be noted that for this case, charge collection is much faster as n-side is collecting electrons. These transient signals have been integrated over time to extract the collected charge.
In order to validate the transient simulations, we have reproduced the experimentally observed CCE for thin (140 m) and thick (300 m) n-in-p detectors irradiated to a fluence of cm . The structure and substrate doping of the simulated device matched exactly with those measured in Ref. [33] . The comparison of the simulated CCE with the measurements can be seen in Fig. 16 . The simulation results agree with measurements within 10% error thus validating the transient simulations. Fig. 17 shows the simulated variation of collected charge versus for the same fluences as used for irradiation. The charge collection follows the same variation as measured does with . is a measure of strip isolation which improves with increasing bias voltage. Since charge collection should improve with better strip isolation, hence variation of versus gives an idea about the expected charge collection. Fig. 18 shows the simulated charge pickup (crosstalk) by neighbouring strip on the ohmic side as a function of . As expected, the crosstalk initially increases with for all the fluences since the depletion region gets wider, and so the amount of charge sharing between the neighbouring strips will increase. On the other hand, increasing the bias will also improve the drift velocity, which tends to reduce charge sharing. So, as the detector nears full depletion, this second effect becomes more important, and the crosstalk slowly decreases. It becomes clear from Figs. 17 and 18 that the main impact of irradiation is the deterioration of CCE.
E. Design Optimization of Isolation Techniques in DSSDs
Table VI shows the expected breakdown voltage for DSSDs exposed to a low fluence (before SCSI) and high fluence (after SCSI) having three isolation techniques namely P-stop, P-spray and Schottky barrier. The CBM plans to use floating electronics [34] , hence for simulations, DC coupled DSSDs have been considered. In these simulations, both bulk damage and surface damage have been taken into account. One can notice that in all the three cases, the deteriorates with fluence. For DSSDs having conventional isolation techniques, this happens since before SCSI the electric field is distributed on either sides while after SCSI the high electric field exists only on the n-side. This can be seen from Fig. 19 . However in the case of DSSDs having Schottky barrier, the critical electric field responsible for breakdown occurs in the oxide between n-strips and Schottky contact as can be seen from Fig. 20 . Hence the deteriorates with fluence since there is an increase in surface oxide charge with fluence. One can infer from Table VI that in terms of breakdown performance, the Schottky barrier is the best choice.
Interstrip capacitance has been simulated for DSSDs having conventional isolation techniques and also for DSSDs equipped with Schottky barrier both for low and high fluences as can be seen from Table VI. One can notice that the on the p-side is lower as compared with n-side for DSSDs equipped with P-stop and P-spray. This again can be explained based on accumulation layer [32] which helps in coupling the n-strips while doing an opposite effect between the p-strips. It is also the P-stop/P-spray which helps the coupling between the n-strips. In particular, with P-stop, electron accumulation layer makes the n-strips larger and thus, decreasing the gap between the strips, hence increasing the interstrip capacitance. With P-spray, there is also a large capacitance between the P-spray layer and the strip, which makes the interstrip coupling easier, hence increasing the interstrip capacitance. Also one can notice that with increasing fluence, the on the p-side increases in larger proportion as compared with n-side. This could be explained since the silicon bulk inverts to P-type at higher fluence, which helps to overcome the inhibition of hole density by the electron accumulation layer between the p-strips. In the case of DSSDs having Schottky barrier, a steep rise in the value of is observed after SCSI on the p-side. This has also been observed during measurements though not fully understood. Since the on the p-side of DSSDs having Schottky barrier is too high at high fluence, this is not a good choice for isolation technique in terms of capacitive noise. Fig. 21 shows the simulated variation of versus for DSSDs equipped with P-stop, P-spray and Schottky barrier at low and high fluences. One can observe that for low fluence, P-spray gives better isolation as compared with P-stop below full depletion while after full depletion, of P-spray and P-stop reaches the same values. The operating voltage with P-spray isolation technique is reached at 35 V while with P-stop, the operating voltage is 45 V. The for DSSD with Schottky barrier is comparatively very low and its operating voltage is reached at 90 V. For high fluence, the of P-spray and P-stop are almost same and both reach their operating voltage at around 70 V. Again for DSSD having Schottky barrier, is throughout low and the operating voltage is reached at 100 V. As discussed in Section III-D, higher operating voltage means higher power consumption which could lead to thermal runaway at high fluences. Fig. 22 shows the variation of CCE versus for DSSDs having conventional isolation techniques and Schottky barrier. Again the CCE mimics the variation of with . For low fluence, P-spray gives better CCE as compared with for DSSDs equipped with P-stop, P-spray and Schottky barrier at low and high fluences. for DSSDs equipped with P-stop, P-spray and Schottky barrier at low and high fluences.
P-stop before full depletion while Schottky barrier gives the worst performance in terms of CCE. As in the case of , at high fluence, the CCE of P-stop and P-spray is same while for Schottky barrier, the CCE is very poor. Hence in terms of power consumption and CCE, it seems not optimal to use Schottky barrier as an effective isolation technique.
An optimization study has been done for modulated P-spray in terms of P-spray concentration and P-stop width for the max- TABLE I imum expected fluence of cm . It is known that narrow P-stop improves the but deteriorates the [30] , [31] while in the case of P-spray, higher dose implies premature breakdown and higher for the p-type substrate. We have taken various combinations of P-stop width and P-spray concentration and extracted the and . As can be seen from Table VII, the increases and decreases with P-spray concentration for a fixed P-stop width. Also, one can observe from Table VII that for a fixed P-spray concentration, the initially increases with P-stop width till 15 m but deteriorates afterwards. This effect is more prominent for very low and low P-spray concentration. From this table, it becomes clear that the best design criteria is to combine very low P-spray concentration cm with 15 m P-stop width, referred to as Optimized Modulated P-spray in Table VIII . Finally a comparison of P-stop, P-spray and Optimized Modulated P-spray for 1st year of CBM run fluence cm and the maximum fluence expected at the end of five years of CBM run cm is shown in Table VIII . One can notice from this table that using Optimized Modulated P-spray, we have increased the by 63% and reduced the by 25% (as compared with P-stop isolation) while maintaining the same CCE as with conventional isolation techniques. Hence Optimized Modulated P-spray is the best choice for isolation technique in terms of , and CCE.
IV. CONCLUSIONS
In this work, we have compared and optimized various isolation techniques to maximize CCE and while minimizing the total ENC. A new isolation technique namely Schottky barrier has been explored for the first time. Schottky barrier isolation has been found to be insensitive to change in with . Also the and of Schottky barrier has been found to be better as compared with conventional isolation techniques. However, in terms of CCE, its performance has been found to be worse as compared with the conventional isolation techniques. Therefore, for application in the CBM silicon tracker, we have chosen the conventional isolation techniques. However, it would be interesting to study DSSDs with reduced Schottky barrier height.
Strip isolation has been studied by extracting interstrip resistance . has been found to be higher on the junction side as compared to the ohmic side. Also, one can estimate the full depletion voltage and operating voltage from the variation of with bias voltage. It has been observed that the charge collection mimics the variation of with bias voltage, since is a measure of strip isolation, hence charge collection should improve with strip isolation. Transient simulations has proven to be an effective tool to determine the operating voltage and to predict the expected CCE. The simulated CCE extracted using transient simulations has been validated with experimental data. Finally, an optimization of modulated P-spray has been reported to maximize the DSSD performance. Using optimized isolation design, the has been increased by 63%, the has been reduced by 25% while maintaining a high CCE.
